분야
전기/전자,정보/통신
발행기관
한국전자통신연구원
발행일
2020.04.01
URL
- - 초록
- Small portable devices such as mobile phones and laptops currently display a trend of high power consumption owing to their characteristics of high speed and multifunctionality. Low-power SoC design is one of the important factors that must be considered to increase portable time at limited battery capacities. Popular low power SoC design techniques include clock gating, multi-threshold voltage, power gating, and multi-voltage design. With a decreasing semiconductor process technology size, leakage power can surpass dynamic power in total power consumption; therefore, appropriate low-power SoC design techniques must be combined to reduce power consumption to meet the power specifications. This study examines several low-power SoC design trends that reduce semiconductor SoC dynamic and static power using EDA tools. Low-power SoC design technology can be a competitive advantage, especially in the IoT and AI edge environments, where power usage is typically limited.
Ⅰ. 서론
Ⅱ. EDA 전력인식 설계
Ⅲ. 설계툴을 사용한 저전력 SoC 설계 동향
Ⅳ. 결론
약어 정리
추천 리포트
-
[코센리포트] STEM 교육에서 AI 활용 현황 및 전망
-
[코센리포트] 기계학습에서 3D 재건의 동향
-
[동향보고서] 글로벌 보건산업 동향 Vol.467(2023.03.27)
-
[동향보고서] 제4차 우주개발진흥 기본계획
-
[동향보고서] 인공지능 프로세서 컴파일러 개발 동향
-
[동향보고서] 경량인공지능 반도체의 발전 전망
-
[코센리포트] 시스템반도체(비메모리반도체) 기술 동향
-
리포트 평점
해당 콘텐츠에 대한 회원님의 소중한 평가를 부탁드립니다. -
0.0 (0개의 평가)